F-Tile Serial Lite IV Intel® FPGA IP设计实例用户指南

ID 683287
日期 12/13/2021
Public

3.3.1. 基础模式的仿真结果

生成的实例测试台是动态的,并且具有与IP相同的配置。

基础模式或者纯流(pure streaming)模式下,流量发生器生成10,000个字,并在TX和RX链路建立后发送到IP。随后这些字被环回到RX MAC。然后RX MAC将这些字发送到流量检查器进行数据验证。您可以在仿真结果中找到以下信息:
  • TX和RX链路状态
  • IP的配置设置
  • 每突发传输的字数
  • 测试结果,以及传输的总字数和链路延迟值

以下是每个设计实例变体的仿真结果示例。

基础传输模式下使能RS-FEC的PAM4的仿真结果

注: 使能RS-FEC的NRZ变体具有与使能RS-FEC 的PAM4变体相似的仿真结果。
# Waiting for TX Link Up # # Phy TX Lanes Stable asserted at time 354081776 # # Phy EHIP ready asserted at time 475222181 # # TX link_up asserted at time 475228320 # TX user_clock frequency = 3.731343e+02 MHz # RX user_clock frequency = 3.731343e+02 MHz # # *************************************** Test Started ************************************* # # Tests started at time 475239040 # # LANES = 4 # # Streaming Mode = BASIC # # SRL4 Align Period = 128 # # RSFEC Enable = 1 # # PER LANE CRC ENABLE Enable = 0 # # ******************************* Data Forwarding Test Initialize ***************************** # # Waiting for RX Link Up # # Phy block lock asserted at time 495699771 # # Phy RX PCS Ready asserted at time 495731094 # # RX link_up asserted at time 495786600 # # ******************************* Data Forwarding Test Started ***************************** # # Test Mode: Burst # User Stall Insertion: Disabled # # # Traffic Generator: 98 sample burst started at time 495797320 # # Traffic Generator: 17 sample burst started at time 496110880 . . . # Traffic Generator: 96 sample burst started at time 533156520 # # Traffic Generator: 85 sample burst started at time 533515640 # # ****************************** Data Forwarding Test Completed **************************** # # ************************************** Test Completed ************************************ # # End time = 534579600 # # Total words tranferred = 10000 # # Number of bursts = 0 # # Random number generator seed = 1756255697 # # Link Latency = 434 ns # # *************************************** Test Passed **************************************

基础传输模式下未使能RS-FEC的PAM4的仿真结果

# Waiting for TX Link Up # # Phy TX Lanes Stable asserted at time 3007624010 # # Phy EHIP ready asserted at time 4397012810 # # TX link_up asserted at time 4397112640 # TX user_clock frequency = 3.511236e+02 MHz # RX user_clock frequency = 3.511236e+02 MHz # # *************************************** Test Started ************************************* # # Tests started at time 4397226560 # # LANES = 2 # # Streaming Mode = BASIC # # SRL4 Align Period = 128 # # RSFEC Enable = 0 # # PER LANE CRC ENABLE Enable = 0 # # ******************************* Data Forwarding Test Initialize ***************************** # # Waiting for RX Link Up # # Phy block lock asserted at time 4423739210 # # Phy RX PCS Ready asserted at time 4424123210 # # RX link_up asserted at time 4425564160 # # ******************************* Data Forwarding Test Started ***************************** # # Test Mode: Continuous # User Stall Insertion: Disabled # # # Traffic Generator: 10000 sample continuous transfer started at time 4425678080 # # ****************************** Data Forwarding Test Completed **************************** # # ************************************** Test Completed ************************************ # # End time = 4814401600 # # Total words tranferred = 10000 # # Number of bursts = 0 # # Random number generator seed = 1221861777 # # Link Latency = 2900 ns # # *************************************** Test Passed **************************************