DSPI - Serial Peripheral Interface Master/Slave
关于此报价
The DSPI is a fully configurable SPI master/slave device, which allows user to configure polarity and phase of serial clock signal SCK. It allows the microcontroller to communicate with serial peripheral devices. It is also capable of interprocessor communications in a multi-master system. A serial clock line (SCK) synchronizes shifting and sampling of the information on the two independent serial data lines. DSPI data are simultaneously transmitted and received. What's the most important, it's a technology independent design that can be implemented in a variety of process technologies. The DSPI system is flexible enough to interface directly with numerous standard product peripherals from several manufacturers. It can be configured as a master or a slave device, with data rates as high as CLK/4.
技术规格
- 类别:
- 软件和 IP 核: FPGA 知识产权内核: 处理器和外设: 外设
- 最终客户类型:
-
企业
资源
采用的英特尔技术
英特尔® Arria® 10 FPGA 和 SoC FPGA
DIGITAL CORE DESIGN
由于技术问题，我们无法提交表格。请过几分钟再重试。对由此给您带来的不便，我们深表歉意。
DIGITAL CORE DESIGN
recaptcha 已识别出当前的交互类似于机器人，请重新加载页面或稍后重试。
Digital Core Design is a leading Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house. The company was founded in 1999 and thanks to in-depth specialization and innovat...
Dspi - Serial Peripheral Interface Master/slave
您的索取信息请求已成功发送至 DIGITAL CORE DESIGN